

FIG. 2




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5




FIG. 6A




FIG. 6B




FIG. 7




FIG. 8




FIG. 9A




FIG. 9B






FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




Figure 1 is a block diagram of an IPOS device. The device is divided into three main sections: CHIP IP-A, CHIP IP-B, and CHIP IP-C. Each section contains a PERIPHERAL REGION and a COMBINATION CIRCUIT. The PERIPHERAL REGION is connected to a TDI (Test Data In) and TDO (Test Data Out) port. The COMBINATION CIRCUIT is connected to a TDI and TDO port. The device also includes a COMPRESSOR and an LFSR (Linear Feedback Shift Register) CIRCUIT. The LFSR CIRCUIT is connected to the TDI and TDO ports. The COMPRESSOR is connected to the TDI and TDO ports. The device is labeled IPOS DEVICE.




FIG. 16




FIG. 17A




FIG. 17B






FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22A




FIG. 22B




FIG. 23A




FIG. 23B




FIG. 24 PRIOR ART





FIG. 25 PRIOR ART



- 1 -





FIG. 27 PRIOR ART

